In this letter, we present a design technique for broadband linearized fully integrated GaN power amplifiers (PAs). The minimum inductor bandpass filter structure is used as the output matching network to achieve low loss and high out-of-band attenuation. Two parallel transistors with unbalanced gate biases are used to mitigate nonlinearity of their transconductance and input capacitance, and consequently, compensate AM-PM distortion of the PA. A fully integrated GaN PA prototype provides 35.1-38.9-dBm output power and 40%-55% power-added efficiency (PAE) in 2.0-4.0 GHz. For a 64-QAM signal with 8-dB peak-to-average power ratio (PAPR) and 100-MHz bandwidth at 2.4 GHz, average output power of 32.7 dBm and average PAE of 31% are measured with −30.2-dB error vector magnitude (EVM). Index Terms-AM-PM, broadband amplifier, fifth generation (5G), GaN, monolithic microwave integrated circuit (MMIC), power amplifier (PA).
I. INTRODUCTION
GaN technology enables implementation of power amplifiers (PAs) with high-output power and efficiency. The impressive performance improvements of GaN have attracted new applications in the fifth generation (5G) wireless networks where stringent linearity and efficiency requirements should be satisfied over a broad bandwidth [1] .
In monolithic microwave integrated circuit (MMIC) PAs, matching networks should be designed with special attention to minimizing insertion loss and maintaining compact chip area. In a broadband transmitter, the PA is normally followed by a bandpass filter (BPF) to suppress out-of-band distortions. It is desirable to embed the filtering function into the PA circuit to improve efficiency and reduce size of the overall system [2] . Linearity of the PA is of paramount importance to accommodate spectrally efficient modulated signals with nonconstant envelope. The soft compression feature of GaN HEMTs exacerbates nonlinearity of the PA, especially for modulated signals with large peak-to-average power ratio (PAPR) [3] .
In this letter, we present a design approach for broadband PAs in a GaN MMIC technology, with AM-PM linearization using a two-transistor power cell structure. The output and input matching networks are realized using a special BPF structure, namely, minimum inductor network [4] , with superior out-of-band attenuation, low loss, and compact integrated circuit realization. 
II. MINIMUM INDUCTOR MATCHING NETWORKS
The minimum inductor BPF structure can provide wide bandwidth and large out-of-band attenuation with smaller inductors compared to standard filter structures [4] . The large out-of-band attenuation helps to improve efficiency by providing reactive load impedance in the second-harmonic bandwidth, while the small inductor feature is useful in low loss and compact chip area implementation. This filter cannot be directly synthesized from a low-pass prototype. Thus, we develop a new design approach for output and input matching networks of the PA. 1
A. Output Matching Network
The output matching network should transform the load impedance R L into the optimum load resistance of the transistor R opt over the bandwidth ω L ≤ ω ≤ ω H . It should provide a reactive load impedance in the second-harmonic bandwidth to maximize efficiency of the PA. We propose to use the circuit shown in Fig. 1 (a) as output matching network of the PA. It is assumed that R opt > R L , which is usually the case for GaN transistors. 2 Neglecting loss of passive components, it can be shown that the following conditions should be satisfied at the center of the frequency band, ω c = √ ω L ω H , to achieve the optimum load resistance:
where Q o = R opt /R L − 1 is the loaded quality factor of the network. Assuming C 1 = C ds , using (1) with plus sign and X p (ω) =
Using the circuit in Fig. 1(a) , reactance X s (ω) is derived as
which acts as an open-circuit at ω o = 1/ √ L 2 C 2 and as a short-circuit at ω s = 1/ L 2 (C 2 + C 3 ). By choosing ω o = 2ω c , an almost reactive impedance composed of L 1 ||C 1 is achieved at the second-harmonic band, which is required to achieve a high efficiency. Moreover, ω s can be adjusted within ω c < ω s < ω o to control bandwidth. With chosen ω o and ω s , (2) with minus sign and (4) can be used to determine C 3 , C 2 , and L 2 as follows: 
Efficiency of the output matching network is an important metric in integrated circuit PAs. Using the equivalent circuit shown in Fig. 1(b) , and assuming that resistances representing losses meet the conditions R p R opt and R s R L , it can be shown that the efficiency is derived as
Using Fig. 1 and (3)-(7), the efficiency can be derived in terms of the circuit parameters
where Q L1 and Q L2 denote the quality factors of the inductors. The efficiency degrades for higher impedance transformation ratio R opt /R L , and hence higher Q o , while it can be improved using inductors with larger quality factor. The efficiency is also dependent on the process parameter R opt C ds , the center frequency ω c , and the series reactance's open-and short-circuit frequencies, ω o and ω s . We use this design approach for a broadband 2-4-GHz PA in a 0.25-μm GaN-on-SiC technology. The device is composed of two parallel transistors with 6×125-μm width and 28-V supply voltage to achieve 37-dBm output power over the bandwidth. Using load-pull simulations, R opt and C ds are derived as 55 and 1 pF, respectively. The low impedance transformation ratio of 1.1 leads to a small Q o of 0.32. The single-section network of Fig. 1 is therefore used as output matching network of the PA. Using ω o = 2ω c and ω s /ω c as a design parameter, the circuit elements are derived from (3) and (5)- (7) . From the circuit frequency response (not shown due to limited space), ω s /ω c is chosen as 1.2 to achieve a broadband optimum load resistance. Using (8)-(10), the efficiency of the output matching network is derived as
indicating that Q L1 is more critical for efficiency. As the inductor L 1 should also meet a minimum width based on electromigration current density limit (16 μm in this process), it is realized as a meandered microstrip transmission line, while a spiral inductor structure with small chip area is chosen for L 2 . In this design, Q L1 ≈ 18 and Q L2 ≈ 15, leading to η o ≈ 88.7% (0.52-dB insertion loss). 3 In Fig. 2 , load impedance presented to intrinsic drain of the transistor and insertion loss of the designed output matching network are shown versus frequency. In 2-4 GHz, the real part of the load impedance is almost flat and equal to R opt , while in the secondharmonic band it rolls off to zero. The imaginary part of the load impedance is zero at the center of the frequency band, f c = √ f L f H ≈ 2.8 GHz, as expected from the theory. In the second-harmonic band, load impedance is located inside high-efficiency area of Smith chart determined using load-pull simulations. Insertion loss of the output matching network is 0.46-0.93 dB in the target 2-4-GHz frequency band. The simulated minimum insertion loss is close to the theoretical insertion loss predicted by (11), while this increases toward edges of the frequency band as a result of imperfect impedance matching.
B. Input Matching Network
The design of input matching network is less critical than that of the output matching network. The output power and efficiency are not much sensitive to source impedance mismatch, while a moderate insertion loss can be exploited to improve bandwidth and gain flatness of the PA [5] . We use the circuit shown in Fig. 3 as the input matching network of the PA. This circuit transforms the source impedance into the complex optimum source impedance R S,opt + jX S,opt with R S,opt < R S . The short-circuit frequency of the parallel reactance can be adjusted to achieve a reactive source impedance at the secondharmonic frequency band, ω s,P ≈ 2ω c . Furthermore, the source impedance contributes to the nonlinear mechanism that transforms the transistor's input capacitance nonlinearity into AM-PM distortion [3] . It is shown that AM-PM is substantially increased when the input matching network has a high quality factor. The input matching network is designed to provide a moderate input matching S 11 < −8 dB, but a low quality factor of 0.4-0.8 in the 2-4-GHz bandwidth.
III. AM-PM COMPENSATION
GaN HEMT device exhibits some distinct nonlinear behavior that requires special attention in the PA circuit design. The soft gain compression degrades linearity of the PA, especially for complexmodulated signals with large PAPR [3] . The AM-AM and AM-PM distortion mechanisms in the GaN HEMT are investigated and it is shown that nonlinearity of the transistor's transconductance and parasitic capacitances (mainly the input capacitance) dominate nonlinearity of the PA [3] . The input capacitance nonlinearity is composed of the gate-source capacitance nonlinearity and variable feedback effect of the almost voltage-independent gate-drain capacitance, C in ≈ C gs + (1 + G m Z L )C gd , where Z L denotes the transistor's load impedance. It is noted that deviation of the load impedance from R opt over the bandwidth leads to a frequency-dependent nonlinear input capacitance. The form of nonlinearities is dependent on the transistor mode of operation. For low (and zero) bias currents toward the class-C mode, nonlinearity is expanding with the input power, while it becomes compressing when the bias current is increased toward the class-A mode. As shown in Fig. 4 , using two parallel transistors with unbalanced gate biases [e.g., (−2.2,−2.6) V in this case], nonlinearity of total average transconductance G m1 + G m2 and average input capacitance C in1 + C in2 can be compensated. 4 In practice, the bias setting can be further fine-tuned in modulated-signal measurements to achieve the lowest error vector magnitude (EVM) or adjacent channel leakage ratio (ACLR).
In Fig. 5 , AM-PM distortion characteristic is shown in the frequency band 2-4 GHz. The AM-PM remains smaller than 6.4 • up to 37-dBm output power, with 4 • maximum variations over the bandwidth. As expected, AM-PM characteristic changes with frequency but remains close to the results obtained using the optimum bias setting.
IV. EXPERIMENTAL RESULTS
The PA is implemented in a 0.25-μm GaN-on-SiC technology from WIN Semiconductors. The PA is biased at supply voltage of 28 V and gate voltages of (−2.2,−2.6) V. The circuit schematic and chip micrograph of the PA are shown in Fig. 6 . Components R c ||C c and R d 4 It is possible to use a single transistor with an appropriate gate bias to mitigate the nonlinearity. However, using parallel transistors with separate biases allows to independently compensate the nonlinearities of transconductance and input capacitance, which may not be achieved at the same bias point. are, respectively, used to ensure low-frequency stability and prevent odd-mode oscillations [5] . It is also important to maintain symmetry of the bias circuit to avoid an odd-mode instability.
A. CW Measurements
In Fig. 7 , measured gain and power-added efficiency (PAE) are shown versus output power. The maximum PAE of 47.9% is measured with 37.5-dBm output power at 2.0 GHz. The output power, drain efficiency (DE), and PAE versus frequency are shown in Fig. 8 , at a fixed 27-dBm input power (saturation). The PA provides 35.1-38.9-dBm output power, 45%-61% DE, and 40%-55% PAE in 2.0-4.0 GHz.
B. Modulated-Signal Measurements
The modulated-signal measurements are performed using a 64-QAM signal with 100-MHz bandwidth and 8-dB PAPR. Measured output constellation and spectrum are shown in Fig. 9 . The average output power and PAE are 32.7 dBm and 31%, with an EVM of −30.2 dB (3.1%). Moreover, an ACLR of −35.8/−36.1 dBc is achieved at lower/upper channels, without any predistortion. In Fig. 10 , EVM and average PAE are shown versus average output power.
Performance of the PA is compared with broadband high-efficiency fully integrated GaN PAs in Table I . The proposed PA features high efficiency over a broad fractional bandwidth (FBW) and reports the most compact chip area.
V. CONCLUSION
We presented a design approach for broadband linearized PAs using minimum inductor matching networks and two parallel transistors with unbalanced gate biases. A fully integrated GaN PA prototype provided over 40% PAE in 2-4 GHz (70.7%) bandwidth. Using a 64-QAM signal with 8-dB PAPR, 31% average PAE was achieved with −30.2-dB EVM.
